Fermilab plans to deliver 5-15 fb ,1 of integrated luminosity to the CDF and D0 experiments. The current i n n e r silicon detectors at CDF SVXIIa and L00 will not tolerate the radiation dose associated with high luminosity running and will need to be replaced. A new readout chip SVX4 has been designed in radiation-hard 0.25 m CMOS technology. Single sided sensors are arranged in a compact structure, called a stave, with integrated readout and cooling systems. This paper describes the general design of the Run IIb system, testing results of prototype electrical components staves, and prototype silicon sensor performance before and after irradiation. 
Introduction
Until the turn-on of LHC, the Fermilab Tevatron will continue to be the highest energy accelerator in the world. To exploit the discovery potential of the Tevatron, Fermilab is planning on extensive collider running, which will deliver 5-15 fb ,1 of integrated luminosity. The Run IIa inner silicon detectors L00 and SVXIIa are expected to su er signi cant performance degradation after roughly 4 fb ,1 of delivered luminosity. For Run IIb, these detectors will be replaced by a new silicon detector which is optimized for high luminosity running and resistance to radiation 1 . The Intermediate Silicon Layers ISL will be retained for Run IIb.
The physics goals of Run IIb are broad and fundamental. Not only is the Tevatron the only place to search for a light Higgs boson until the LHC era begins, but it is also currently the only source of top quarks. Precise measurements of the top quark and W masses will be possible. Studies of B physics can provide constraints on the CKM matrix and many searches for SUSY, SUSY Higgs and extra dimensions can be performed. Crucial for most of these physics goals is the ability to tag the presence of B hadrons e ciently and with high purity. Figure 1 shows one example where the standard model Higgs mass sensitivity is plotted as a function of b-tagging e ciency.
Both the Run IIa and Run IIb detectors have 6 l a yers where the outer 5 layers L1-5 each p r ovide two measurement points, typically an axial and a stereo measurement. Both detectors have the layers arranged in a castellated pattern around the beam-line to provide 100 axial coverage. Figure 2 shows an end view of the Run IIb silicon detector.
The basic building block of the Run IIb detector is called a stave". Based on the experience constructing previous generations of silicon trackers at CDF, a uniform design has been chosen for all the outer layers which emphasizes simplicity of design and assembly. Only the innermost layer, L0, will have a di erent structure. L0 will have a l o w mass design similar to the Run IIa L00 providing good impact parameter resolution. The component c o u n ts and diversity o f xtures and procedures required has been dramatically reduced. While the CDF Run IIa tracker had 8 di erent ladder" types and 13 di erent h ybrid designs, the Run IIb stave based design will only require one hybrid type for the stave and one for Layer 0. The Run IIb silicon detector design improves over the Run IIa detector in a n umber of areas.
To improve the radiation hardness a new readout chip SVX4 has been developed in 0.25 m CMOS technology. The sensors for Run IIb are single-sided and will be actively cooled to temperatures of -5 C. The Run IIb detector has a longer tracking volume 1.2 m compared to 0.9 m and will therefore provide a larger acceptance for tagging jets with B hadrons. The Run IIb detector design has also expanded in radial coverage 16.6 cm compared to 10.6 cm and the portcard electronic components providing regulation and interfacing have been relocated to outside the tracking volume. This will provide a better connection for tracking between the new SVXIIb detector and the ISL layers. The inner layers of the Run IIb detector are also strengthened compared to Run IIa with redundant axial sensors at Layer 1. Prototype staves have been constructed and extensively tested. The results are discussed below followed by a summary of the performance of the prototype silicon sensors.
Stave design and testing results
To meet the needs of the Run IIb tracking environment, the Run IIb stave design features low temperature operation, with embedded cooling channels, minimum mass, and dead-timeless readout and acquisition. Carbon ber CF and foam composites are used for light, rigid structures, and aggressive ne-pitch electrical interconnects are used to minimize the areas of support circuitry. The requirement of dead-timeless operation means that the SVX4 chips store signals on the front end analog pipeline capacitors at the same time as prior events are digitized or read out. Stave electrical performance must accommodate this.
Each s t a ve is built around a thermal mechanical core. The core consists of Rohacell foam with embedded PEEK cooling tubes. Carbon ber skins are laminated on each side providing mechanical rigidity. T h e C F l a yers are connected to the electrical ground of the analog circuitry.
A stave consists of 6 independent silicon strip modules, 3 on each side. Each module is composedoftwo silicon sensors, wirebonded together and read out by an on-board hybrid circuit holding four SVX4 chips for a total of 512 channels. The overall length of a module is 20 cm. The average radiation length of a stave is 1.8 and is dominated by the silicon.
A bus cable carrying data and control signals runs on each side of the stave core, underneath the sensors. The modules are bonded to the bus cable through 3 mm gaps between the modules. At t h e e n d o f e a c h s t a ve a k apton ex cable and a mini-portcard MPC provide the connections between the top and bottom of the stave and retransmission of the signals to the external electronics racks. The total length of the stave i s 6 6 cm 3 modules plus the MPC. Figure 3 shows a detailed sketch of a stave and its components. Both thermal and mechanical properties of the staves have b e e n s i m ulated and measured. Maximal sag due to gravity i s 1 3 0 m, within the speci cations for the tracker. The innermost silicon detectors need to operate at -5 C. Thermal studies have s h o wn that the temperature rise in a single stave i s 2 C for the allowed pressure drops, ow rates and the full heat load. The system is designed to run with an entrance temperature of -15 C for the coolant. Staves will be ganged together to meet the required temperature specications while minimizing the associated plumbing. Layer 1 will feed individual staves. On the outer layers 3 staves will be ganged together.
The bus cable is a exible etched laminate of Kapton, Copper, and Aluminum foil. It is insulated from the high voltage back plane of silicon sensors by a thin Kapton cover layer. The bus cable carries wide power traces and narrow 200 m p i t c h traces for clocks, commands, and data. High voltage is also distributed on the bus cable. Bond pads for bonding to the hybrid are located on the bus cable to correspond to the gaps between the modules. Bonds are made to exposed gold plated sections of the bus lines. All hybrids on a bus share the data and command lines. Separate clock, power and HV lines serve each h ybrid. The readout token priority line is also passed between hybrids on the bus.
Both the hybrids and the MPC are fabricated in a thick lm process with gold conductors on a Beryllia substrate. Beryllia is used both for its high thermal conductivity and long radiation length. The line-work on the hybrids and MPC is aggressive, featuring 100 m lines and spaces. This is achieved with a unique etchable thick l m conductor technology. The ne line work allows for a minimum package size for the hybrid and MPC, reducing the material burden considerably.
A critical aspect of the stave design is noise performance. Since the digital lines on the stave r u n directly beneath the detector HV backplane, a signi cant potential for performance degradation exists. These issues have been addressed through a program of study on various mock-ups and prototypes. It was demonstrated that a shield layer, connected to analog ground is required. With the shield, pickup e ects are negligible except for certain short periods when particular command sequences are sent the SVX4 chips. These sequences are associated with changes in the operating mode of the SVX4 chip. During these transitions the total current supply to the digital part of the SVX4 chip may c hange resulting in induced signals on the bus cable shield. The magnitude of the induced e ect, as seen on the pedestal of the SVX4 chip, can be regulated by a n umberof factors. These include the position of the current settings on various drivers, bandwidth settings of the SVX4 pre-amp, bypassing, and inter-line capacitances within the bus cable. The studies to date indicate close to acceptable performance in a dead-timeless mode of operation.
Beyond these e ects, the SVX4 chip includes a real-time event-by-event pedestal subtraction feature RTPS which can generally compensate for any residual pickup e ects as well. To study noise performance and dead-timeless operation in the stave environment, a set of bench testing tools are utilized. These include a statistical noise measurement o n a n e n s e m ble of events and a di erential noise" measurement. In the latter case the noise is measured by studying the di erence between two adjacent c hannels event-by-event.
Figure 5 shows noise and dnoise" for all the channels on a stave. The strips are bonded to 1 or 2 sensors or are unbonded. The near equality of noise and dnoise indicate that little pickup was present. Figure 6 shows a measure of the pedestal of a particular channel as a function of the number of clock cycles between the triggered event and the previous triggered event. In this plot the SVX4 chip is sequenced through all its di erent modes of operation. The data indicate the e ect upon a particular charge sample due to other activity in the chip, e.g. readout or digitize on an earlier event. A pedestal shift of signi cant magnitude, as compared to a minimum ionizing particle, is a source for concern. Such shifts do occur, for certain cycles, when particular commands are in sequence. The lower trace shows the e ect when RTPS is invoked. In this case the pedestal shifts always become negligible. Current studies involve e orts to limit the transitions further in RTPS-o mode. To date three fully functional staves have b e e n a s s e m bled and studied. A preproduction phase of the project begins Summer 2003 in which of order 25 staves will be built and tested.
Silicon Sensors
The Run IIb detector will have 2300 singlesided silicon microstrip sensors. The main speci cations are: 1 sensors should be operational up to 500 V, 2 full depletion voltage should be in the range from 120 to 250 V; 3 dead channel fraction should be less than 1; 4 sensors should be uniform in coupling capacitance 12 Scanning the individual strip current for the two leaky sensors, we found only one strip for each sensor is contributing to the large leakage. The micro-discharge onset voltage shifted higher as we repeated the I-V measurements.
HPK reported in total 21 defective strips on 14 sensors out of 116. Our full characterization for 36 sensors, including these 14 sensors, recognized all the defects reported by HPK. In addition, we found 5 implant opens and a pair of low bias resistors. The ve new implant opens were not detected by HPK because they were not set up to test for them. The low bias resistor pair is obviously due to a discharge, probably caused by probing. The estimated dead channel fraction is 0.08 including these defects. 
Electrical characteristics of irradiated sensors
The irradiation took place at MNRC Irradiation Facility at UC Davis. Three sensors were irradiated to 1.4 10 14 n cm 2 and two to 0.7 10 14 n cm 2 .
The damage constant e v aluated from ve sensors is 2 310 ,14 A cm, consistent with the previously known value 2 . The I-V curves are good to 1000 V without showing signi cant micro-discharge.
The full depletion voltage was evaluated when the initial bene cial annealing is almost completed. It resulted to 100 V 40 50 V for the sensors irradiated to 1.4 0.7 10 14 n cm 2 , whereas 90 V 40 V is an expectation from Rose parameterization 2 .
The capacitance between two neighboring readout strips is plotted in Fig.8 . The data is for the two sensors irradiated to 1.4 10 14 n cm 2 . The curves show shoulders around 130 V corresponding to the full depletion voltages note: these were measured at annealing conditions di erent from the above, then decrease gradually with the bias voltage. Though the asymptotic value is consistent with non-irradiated sensors, an excess bias of 200 250 V is required to reach the minimum. The interstrip resistance of 1 G i s a c hieved for a bias of 300 V. 
Summary
The Run IIb silicon project is well underway. The prototype phase has been very successful and is nearly complete. Preproduction parts have been ordered and construction of preproduction staves will begin this summer. 
